Reversible Computation (Record no. 52475)
[ view plain ]
000 -LEADER | |
---|---|
fixed length control field | 04118nam a22005895i 4500 |
001 - CONTROL NUMBER | |
control field | 978-3-319-20860-2 |
005 - DATE AND TIME OF LATEST TRANSACTION | |
control field | 20200420221249.0 |
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
fixed length control field | 150619s2015 gw | s |||| 0|eng d |
020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
ISBN | 9783319208602 |
-- | 978-3-319-20860-2 |
082 04 - CLASSIFICATION NUMBER | |
Call Number | 621.395 |
245 10 - TITLE STATEMENT | |
Title | Reversible Computation |
Sub Title | 7th International Conference, RC 2015, Grenoble, France, July 16-17, 2015, Proceedings / |
300 ## - PHYSICAL DESCRIPTION | |
Number of Pages | VIII, 291 p. 90 illus. |
490 1# - SERIES STATEMENT | |
Series statement | Lecture Notes in Computer Science, |
505 0# - FORMATTED CONTENTS NOTE | |
Remark 2 | Invited Paper -- Moment Semantics for Reversible Rule-Based Systems -- Reversible machines -- A Hierarchy of Fast Reversible Turing Machines -- Real-time methods in reversible computation -- Reversible Ordered Restarting Automata -- Reversible Languages -- Garbage Collection for Reversible Functional Languages -- Reverse Code Generation for Parallel Discrete Event Simulation -- Towards a Domain-Specific Language for Reversible Assembly Sequences -- Design and verification of quantum circuits -- Reversibility in Extended Measurement-based Quantum Computation -- A Fully Fault-Tolerant Representation of Quantum Circuits -- Equational reasoning about quantum protocols -- Design of reversible circuits -- Design and Fabrication of a Microprocessor using Adiabatic CMOS and Bennett Clocking -- Improved Algorithms for Debugging Problems on Erroneous Reversible Circuits -- Ricercar: A Language for Describing and Rewriting Reversible Circuits with Ancillae and its Permutation Semantics -- Circuit Synthesis -- Technology Mapping for Single Target Gate based Circuits using Boolean Functional Decomposition -- Towards Code Optimization for Line-aware HDL-based Synthesis of Reversible Circuits -- Synthesis of Quantum Circuits for Dedicated Physical Machine Descriptions -- Short Papers -- Power-Clock Generator Impact on the Performance of NEM-Based Adiabatic Logic Circuits -- A Cost Metric for the Design of Nearest Neighbor Quantum Circuits at the Reversible Logic Level -- Towards modelling of local reversibility -- Application of Functional Decomposition in Synthesis of Reversible Circuits. |
520 ## - SUMMARY, ETC. | |
Summary, etc | This book constitutes the refereed proceedings of the 7th International Conference on Reversible Computation, RC 2015, held in Grenoble, France in July 2015. The 19 papers presented together with 1 invited talk were carefully reviewed and selected from 30 submissions. The Conference on Reversible Computation particularly includes the following topics: reversible machines, reversible languages, design and verification of quantum circuits, design of reversible circuits, and circuit synthesis. |
700 1# - AUTHOR 2 | |
Author 2 | Krivine, Jean. |
700 1# - AUTHOR 2 | |
Author 2 | Stefani, Jean-Bernard. |
856 40 - ELECTRONIC LOCATION AND ACCESS | |
Uniform Resource Identifier | http://dx.doi.org/10.1007/978-3-319-20860-2 |
942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
Koha item type | eBooks |
264 #1 - | |
-- | Cham : |
-- | Springer International Publishing : |
-- | Imprint: Springer, |
-- | 2015. |
336 ## - | |
-- | text |
-- | txt |
-- | rdacontent |
337 ## - | |
-- | computer |
-- | c |
-- | rdamedia |
338 ## - | |
-- | online resource |
-- | cr |
-- | rdacarrier |
347 ## - | |
-- | text file |
-- | |
-- | rda |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Computer science. |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Logic design. |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Software engineering. |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Computers. |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Algorithms. |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Computer logic. |
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Quantum computers. |
650 14 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Computer Science. |
650 24 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Logic Design. |
650 24 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Logics and Meanings of Programs. |
650 24 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Quantum Computing. |
650 24 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Computation by Abstract Devices. |
650 24 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Algorithm Analysis and Problem Complexity. |
650 24 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
-- | Software Engineering. |
830 #0 - SERIES ADDED ENTRY--UNIFORM TITLE | |
-- | 0302-9743 ; |
912 ## - | |
-- | ZDB-2-SCS |
912 ## - | |
-- | ZDB-2-LNC |
No items available.