Computer-aided design of analog integrated circuits and systems / (Record no. 59513)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 12752nam a2202329 i 4500 |
| 001 - CONTROL NUMBER | |
| control field | 5265766 |
| 005 - DATE AND TIME OF LATEST TRANSACTION | |
| control field | 20200421114115.0 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 100317t20152002njua ob 000 0 eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| ISBN | 9780470544310 |
| -- | electronic |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| -- | |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| -- | electronic |
| 082 04 - CLASSIFICATION NUMBER | |
| Call Number | 621.38150285 |
| 245 00 - TITLE STATEMENT | |
| Title | Computer-aided design of analog integrated circuits and systems / |
| 300 ## - PHYSICAL DESCRIPTION | |
| Number of Pages | 1 PDF (xi, 754 pages) : |
| 500 ## - GENERAL NOTE | |
| Remark 1 | "A selected reprint volume." |
| 505 0# - FORMATTED CONTENTS NOTE | |
| Remark 2 | Preface -- Acknowledgments -- Computer-Aided Design of Analog and Mixed-Signal Integrated Circuits -- Design of Mixed-Signal Systems-on-a-Chip -- IDAC: An Interactive Design Tool for Analog CMOS Circuits -- OPASYN: A Compliler for CMOS Operational Amplifiers -- OASYS: A Framework for Analog Circuit Synthesis -- Analog Circuit Design Optimization Based on Symbolic Simulation and Simulated Annealing -- STAIC: An Interactive Framework for Synthesizing CMOS and BiCMOS Analog Circuits -- Integer Programming Based Topology Selection of Cell-Level Analog Circuits -- ARCHGEN: Automated Synthesis of Analog Systems -- DARWIN: CMOS Opamp Synthesis by Means of a Genetic Algorithm -- AMGIE: A Synthesis Environment for CMOS Analog Integrated Circuits -- A High-Level Design and Optimization Tool for Analog RF Receiver Front-Ends -- A Statistical Optimization-Based Approach for Automated Sizing of Analog Cells -- Synthesis of High-Performance Analog Circuits in ASTRX/OBLX -- MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells -- Anaconda: Simulation-Based Synthesis of Analog Circuits Via Stochastic Pattern Search -- A Case Study of Synthesis for Industrial-Scale Analog IP: Redesign of the Equalizer/Filter Frontend for an ADSL CODEC -- WiCkeD: Analog Circuit Synthesis Incorporating Mismatch -- Optimal Design of a CMOS Op-Amp via Geometric Programming -- Techniques and Applications of Symbolic Analysis for Analog Integrated Circuits: A Tutorial Overview -- Flowgraph Analysis of Large Electronic Networks -- ISAAC: A Symbolic Simulator for Analog Integrated Circuits -- Interactive AC Modeling and Characterization of Analog Circuits via Symbolic Analysis -- SSCNAP: A Program for Symbolic Analysis of Switched Capacitor Circuits -- Efficient Symbolic Computation of Approximated Small-Signal Characteristics of Analog Integrated Circuits -- Efficient Approximation of Symbolic Network Functions Using Matroid Intersection Algorithms -- High-Frequency Distortion Analysis of Analog Integrated Circuits. |
| 505 8# - FORMATTED CONTENTS NOTE | |
| Remark 2 | Canonical Symbolic Analysis of Large Analog Circuits with Determinant Decision Diagrams -- Layout Tools for Analog ICs and Mixed-Signal SoCs: A Survey -- ILAC: An Automated Layout Tool for Analog CMOS Circuits -- KOAN/ANAGRAM II: New Tools for Device-Level Analog Placement and Routing -- Automatic Generation of Parasitic Constraints for Performance-Constrained Physical Design of Analog Circuits -- Performance-Driven Compaction for Analog Integrated Circuits -- Automation of IC Layout with Analog Constraints -- A Performance-Driven Placement Tool for Analog Integrated Circuits -- Optimum CMOS Stack Generation with Analog Constraints -- Substrate-Aware Mixed-Signal Macrocell Placement in WRIGHT -- System-Level Routing of Mixed-Signal ASICs in WREN -- Addressing Substrate Coupling in Mixed-Mode IC's: Simulation and Power Distribution Synthesis -- Mondriaan: A Tool for Automated Layout Synthesis of Array-Type Analog Blocks -- Device-Level Early Floorplanning Algorithms for RF Circuits -- Macromodeling of Integrated Circuit Operational Amplifiers -- A Macromodeling Algorithm for Analog Circuits -- Consistency Checking and Optimization of Macromodels -- Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits -- Integration and Electrical Isolation in CMOS Mixed-Signal Wireless Chips -- Simulating and Testing Oversampled Analog-to-Digital Converters -- Simulation of Mixed Switched-Capacitor/Digital Networks with Signal-Driven Switches -- Behavioral Simulation for Analog System Design Verification -- Multilevel and Mixed-Domain Simulation of Analog Circuits and Systems -- Simulation Methods for RF Integrated Circuits -- VHDL-AMS - A Hardware Description Language for Analog and Mixed-Signal Applications -- DELIGHT.SPICE: An Optimization-Based System for the Design of Integrated Circuits -- Design Centering by Yield Prediction -- Statistical Integrated Circuit Design -- Yield Optimization of Analog IC's Using Two-Step Analytic Modeling Methods. |
| 505 8# - FORMATTED CONTENTS NOTE | |
| Remark 2 | Circuit Analysis and Optimization Driven by Worst-Case Distances -- Efficient Analog Circuit Synthesis with Simultaneous Yield and Robustness Optimization -- Efficient Handling of Operating Range and Manufacturing Line Variations in Analog Cell Synthesis -- The Generalized Boundary Curve - A Common Method for Automatic Nominal Design and Design Centering of Analog Circuits -- Metrics, Techniques and Recent Developments in Mixed-Signal Testing -- A Tutorial Introduction to Research on Analog and Mixed-Signal Circuit Testing -- About the Editors. |
| 520 ## - SUMMARY, ETC. | |
| Summary, etc | The tools and techniques you need to break the analog design bottleneck! Ten years ago, analog seemed to be a dead-end technology. Today, System-on-Chip (SoC) designs are increasingly mixed-signal designs. With the advent of application-specific integrated circuits (ASIC) technologies that can integrate both analog and digital functions on a single chip, analog has become more crucial than ever to the design process. Today, designers are moving beyond hand-crafted, one-transistor-at-a-time methods. They are using new circuit and physical synthesis tools to design practical analog circuits; new modeling and analysis tools to allow rapid exploration of system level alternatives; and new simulation tools to provide accurate answers for analog circuit behaviors and interactions that were considered impossible to handle only a few years ago. To give circuit designers and CAD professionals a better understanding of the history and the current state of the art in the field, this volume collects in one place the essential set of analog CAD papers that form the foundation of today's new analog design automation tools. Areas covered are: . Analog synthesis. Symbolic analysis. Analog layout. Analog modeling and analysis. Specialized analog simulation. Circuit centering and yield optimization. Circuit testing Computer-Aided Design of Analog Integrated Circuits and Systems is the cutting-edge reference that will be an invaluable resource for every semiconductor circuit designer and CAD professional who hopes to break the analog design bottleneck. |
| 650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| General subdivision | Computer-aided design. |
| 700 1# - AUTHOR 2 | |
| Author 2 | Gielen, Georges. |
| 700 1# - AUTHOR 2 | |
| Author 2 | Rutenbar, Rob A., |
| 700 1# - AUTHOR 2 | |
| Author 2 | Antao, Brian. |
| 856 42 - ELECTRONIC LOCATION AND ACCESS | |
| Uniform Resource Identifier | http://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5265766 |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
| Koha item type | eBooks |
| 264 #1 - | |
| -- | Piscataway, New Jersey : |
| -- | IEEE Press, |
| -- | c2002. |
| 264 #2 - | |
| -- | [Piscataqay, New Jersey] : |
| -- | IEEE Xplore, |
| -- | [2002] |
| 336 ## - | |
| -- | text |
| -- | rdacontent |
| 337 ## - | |
| -- | electronic |
| -- | isbdmedia |
| 338 ## - | |
| -- | online resource |
| -- | rdacarrier |
| 588 ## - | |
| -- | Description based on PDF viewed 12/21/2015. |
| 650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| -- | Integrated circuits |
| 695 ## - | |
| -- | Accuracy |
| 695 ## - | |
| -- | Admittance |
| 695 ## - | |
| -- | Algorithm design and analysis |
| 695 ## - | |
| -- | Analog circuits |
| 695 ## - | |
| -- | Analog integrated circuits |
| 695 ## - | |
| -- | Analog-digital conversion |
| 695 ## - | |
| -- | Analytical models |
| 695 ## - | |
| -- | Annealing |
| 695 ## - | |
| -- | Anodes |
| 695 ## - | |
| -- | Application specific integrated circuits |
| 695 ## - | |
| -- | Approximation algorithms |
| 695 ## - | |
| -- | Approximation methods |
| 695 ## - | |
| -- | Arrays |
| 695 ## - | |
| -- | Artificial intelligence |
| 695 ## - | |
| -- | Assembly |
| 695 ## - | |
| -- | Atmospheric modeling |
| 695 ## - | |
| -- | Biographies |
| 695 ## - | |
| -- | Bismuth |
| 695 ## - | |
| -- | Built-in self-test |
| 695 ## - | |
| -- | CMOS integrated circuits |
| 695 ## - | |
| -- | Capacitance |
| 695 ## - | |
| -- | Capacitors |
| 695 ## - | |
| -- | Cathodes |
| 695 ## - | |
| -- | Central Processing Unit |
| 695 ## - | |
| -- | Circuit analysis |
| 695 ## - | |
| -- | Circuit faults |
| 695 ## - | |
| -- | Circuit simulation |
| 695 ## - | |
| -- | Circuit synthesis |
| 695 ## - | |
| -- | Clocks |
| 695 ## - | |
| -- | Compaction |
| 695 ## - | |
| -- | Computational modeling |
| 695 ## - | |
| -- | Computer architecture |
| 695 ## - | |
| -- | Computers |
| 695 ## - | |
| -- | Converters |
| 695 ## - | |
| -- | Convex functions |
| 695 ## - | |
| -- | Convolution |
| 695 ## - | |
| -- | Cooling |
| 695 ## - | |
| -- | Cost function |
| 695 ## - | |
| -- | Couplings |
| 695 ## - | |
| -- | Databases |
| 695 ## - | |
| -- | Decoding |
| 695 ## - | |
| -- | Degradation |
| 695 ## - | |
| -- | Delta modulation |
| 695 ## - | |
| -- | Design automation |
| 695 ## - | |
| -- | Digital circuits |
| 695 ## - | |
| -- | Distortion |
| 695 ## - | |
| -- | Distortion measurement |
| 695 ## - | |
| -- | Eigenvalues and eigenfunctions |
| 695 ## - | |
| -- | Engines |
| 695 ## - | |
| -- | Equalizers |
| 695 ## - | |
| -- | Equations |
| 695 ## - | |
| -- | Finite element methods |
| 695 ## - | |
| -- | Finite impulse response filter |
| 695 ## - | |
| -- | Fluctuations |
| 695 ## - | |
| -- | Frequency conversion |
| 695 ## - | |
| -- | Frequency domain analysis |
| 695 ## - | |
| -- | Frequency estimation |
| 695 ## - | |
| -- | Frequency modulation |
| 695 ## - | |
| -- | Gain |
| 695 ## - | |
| -- | Generators |
| 695 ## - | |
| -- | Geometry |
| 695 ## - | |
| -- | Graphics |
| 695 ## - | |
| -- | Hardware |
| 695 ## - | |
| -- | Hardware design languages |
| 695 ## - | |
| -- | Harmonic analysis |
| 695 ## - | |
| -- | Harmonic distortion |
| 695 ## - | |
| -- | Heuristic algorithms |
| 695 ## - | |
| -- | Impedance |
| 695 ## - | |
| -- | Integrated circuit interconnections |
| 695 ## - | |
| -- | Integrated circuit modeling |
| 695 ## - | |
| -- | Integrated circuits |
| 695 ## - | |
| -- | Interpolation |
| 695 ## - | |
| -- | Inverters |
| 695 ## - | |
| -- | Layout |
| 695 ## - | |
| -- | Libraries |
| 695 ## - | |
| -- | Load modeling |
| 695 ## - | |
| -- | Logic gates |
| 695 ## - | |
| -- | MOS devices |
| 695 ## - | |
| -- | Macrocell networks |
| 695 ## - | |
| -- | Manufacturing |
| 695 ## - | |
| -- | Mathematical model |
| 695 ## - | |
| -- | Matrices |
| 695 ## - | |
| -- | Matrix decomposition |
| 695 ## - | |
| -- | Merging |
| 695 ## - | |
| -- | Microcomputers |
| 695 ## - | |
| -- | Microwave filters |
| 695 ## - | |
| -- | Mirrors |
| 695 ## - | |
| -- | Monte Carlo methods |
| 695 ## - | |
| -- | Niobium |
| 695 ## - | |
| -- | Noise |
| 695 ## - | |
| -- | Numerical models |
| 695 ## - | |
| -- | Numerical simulation |
| 695 ## - | |
| -- | Object oriented modeling |
| 695 ## - | |
| -- | Operational amplifiers |
| 695 ## - | |
| -- | Optimization |
| 695 ## - | |
| -- | Optimization methods |
| 695 ## - | |
| -- | Organizations |
| 695 ## - | |
| -- | Partitioning algorithms |
| 695 ## - | |
| -- | Peer to peer computing |
| 695 ## - | |
| -- | Performance evaluation |
| 695 ## - | |
| -- | Pins |
| 695 ## - | |
| -- | Pluto |
| 695 ## - | |
| -- | Poles and zeros |
| 695 ## - | |
| -- | Polynomials |
| 695 ## - | |
| -- | Positron emission tomography |
| 695 ## - | |
| -- | Production |
| 695 ## - | |
| -- | Programming |
| 695 ## - | |
| -- | RLC circuits |
| 695 ## - | |
| -- | Radio frequency |
| 695 ## - | |
| -- | Receivers |
| 695 ## - | |
| -- | Resistors |
| 695 ## - | |
| -- | Resource management |
| 695 ## - | |
| -- | Robustness |
| 695 ## - | |
| -- | Routing |
| 695 ## - | |
| -- | SPICE |
| 695 ## - | |
| -- | Schedules |
| 695 ## - | |
| -- | Semantics |
| 695 ## - | |
| -- | Semiconductor process modeling |
| 695 ## - | |
| -- | Sensitivity |
| 695 ## - | |
| -- | Shape |
| 695 ## - | |
| -- | Signal to noise ratio |
| 695 ## - | |
| -- | Solid modeling |
| 695 ## - | |
| -- | Space exploration |
| 695 ## - | |
| -- | Sparse matrices |
| 695 ## - | |
| -- | Stochastic processes |
| 695 ## - | |
| -- | Substrates |
| 695 ## - | |
| -- | Switches |
| 695 ## - | |
| -- | Switching circuits |
| 695 ## - | |
| -- | System-on-a-chip |
| 695 ## - | |
| -- | Testing |
| 695 ## - | |
| -- | Time domain analysis |
| 695 ## - | |
| -- | Time frequency analysis |
| 695 ## - | |
| -- | Timing |
| 695 ## - | |
| -- | Topology |
| 695 ## - | |
| -- | Trademarks |
| 695 ## - | |
| -- | Transceivers |
| 695 ## - | |
| -- | Transconductance |
| 695 ## - | |
| -- | Transfer functions |
| 695 ## - | |
| -- | Transient analysis |
| 695 ## - | |
| -- | Transistors |
| 695 ## - | |
| -- | Turbo codes |
| 695 ## - | |
| -- | Uncertainty |
| 695 ## - | |
| -- | Vectors |
| 695 ## - | |
| -- | Viterbi algorithm |
| 695 ## - | |
| -- | Wire |
| 695 ## - | |
| -- | Wireless communication |
| 695 ## - | |
| -- | Wires |
| 695 ## - | |
| -- | Wiring |
| 695 ## - | |
| -- | Yield estimation |
No items available.