Central Library

RTL hardware design using VHDL : (Record no. 73786)

000 -LEADER
fixed length control field 06236nam a2201177 i 4500
001 - CONTROL NUMBER
control field 5237648
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20220712205616.0
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 151221s2006 njua ob 001 eng d
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
ISBN 9780471786412
-- ebook
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
ISBN 9786610448104
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
-- print
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
-- alk. paper
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
-- electronic
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
-- electronic
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
-- electronic
082 04 - CLASSIFICATION NUMBER
Call Number 621.39/2
100 1# - AUTHOR NAME
Author Chu, Pong P.,
245 10 - TITLE STATEMENT
Title RTL hardware design using VHDL :
Sub Title coding for efficiency, portability, and scalability /
300 ## - PHYSICAL DESCRIPTION
Number of Pages 1 PDF (xxiii, 669 pages) :
505 0# - FORMATTED CONTENTS NOTE
Remark 2 Introduction to digital system design -- Overview of hardware description languages -- Basic language constructs of VHDL -- Concurrent signal assignment statements of VHDL -- Sequential statements of VHDL -- Synthesis of VHDL code -- Combinational circuit design : practice -- Sequential circuit design : principle -- Sequential circuit design : practice -- Finite state machine : principle and practice -- Register transfer methodology : principle -- Register transfer methodology : practice -- Hierarchical design in VHDL -- Parameterized design : principle -- Parameterized design : practice -- Clock and synchronization : principle and practice.
520 ## - SUMMARY, ETC.
Summary, etc The skills and guidance needed to master RTL hardware design This book teaches readers how to systematically design efficient, portable, and scalable Register Transfer Level (RTL) digital circuits using the VHDL hardware description language and synthesis software. Focusing on the module-level design, which is composed of functional units, routing circuit, and storage, the book illustrates the relationship between the VHDL constructs and the underlying hardware components, and shows how to develop codes that faithfully reflect the module-level design and can be synthesized into efficient gate-level implementation. Several unique features distinguish the book: * Coding style that shows a clear relationship between VHDL constructs and hardware components * Conceptual diagrams that illustrate the realization of VHDL codes * Emphasis on the code reuse * Practical examples that demonstrate and reinforce design concepts, procedures, and techniques * Two chapters on realizing sequential algorithms in hardware * Two chapters on scalable and parameterized designs and coding * One chapter covering the synchronization and interface between multiple clock domains Although the focus of the book is RTL synthesis, it also examines the synthesis task from the perspective of the overall development process. Readers learn good design practices and guidelines to ensure that an RTL design can accommodate future simulation, verification, and testing needs, and can be easily incorporated into a larger system or reused. Discussion is independent of technology and can be applied to both ASIC and FPGA devices. With a balanced presentation of fundamentals and practical examples, this is an excellent textbook for upper-level undergraduate or graduate courses in advanced digital logic. Engineers who need to make effective use of today's synthesis software and FPGA devices should also refer to this book.
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1
Subject Digital electronics
General subdivision Data processing.
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1
Subject VHDL (Computer hardware description language)
856 42 - ELECTRONIC LOCATION AND ACCESS
Uniform Resource Identifier https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5237648
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Koha item type eBooks
264 #1 -
-- Hoboken, New Jersey :
-- Wiley-Interscience,
-- c2006.
264 #2 -
-- [Piscataqay, New Jersey] :
-- IEEE Xplore,
-- [2006]
336 ## -
-- text
-- rdacontent
337 ## -
-- electronic
-- isbdmedia
338 ## -
-- online resource
-- rdacarrier
588 ## -
-- Description based on PDF viewed 12/21/2015.
695 ## -
-- Adders
695 ## -
-- Aggregates
695 ## -
-- Algorithm design and analysis
695 ## -
-- Application specific integrated circuits
695 ## -
-- Arrays
695 ## -
-- Bibliographies
695 ## -
-- Books
695 ## -
-- Clocks
695 ## -
-- Complexity theory
695 ## -
-- Computational modeling
695 ## -
-- Computer architecture
695 ## -
-- Decoding
695 ## -
-- Delay
695 ## -
-- Design methodology
695 ## -
-- Digital systems
695 ## -
-- Encoding
695 ## -
-- Field programmable gate arrays
695 ## -
-- Finite element methods
695 ## -
-- Generators
695 ## -
-- Hardware
695 ## -
-- Hardware design languages
695 ## -
-- Heuristic algorithms
695 ## -
-- IEEE standards
695 ## -
-- Indexes
695 ## -
-- Integrated circuit interconnections
695 ## -
-- Integrated circuit modeling
695 ## -
-- Latches
695 ## -
-- Libraries
695 ## -
-- Logic gates
695 ## -
-- Memory management
695 ## -
-- Multiplexing
695 ## -
-- Organizations
695 ## -
-- Process control
695 ## -
-- Pulse generation
695 ## -
-- Radiation detectors
695 ## -
-- Random access memory
695 ## -
-- Receivers
695 ## -
-- Registers
695 ## -
-- Routing
695 ## -
-- Sections
695 ## -
-- Semantics
695 ## -
-- Sensitivity
695 ## -
-- Sequential circuits
695 ## -
-- Skeleton
695 ## -
-- Software
695 ## -
-- Software algorithms
695 ## -
-- Synchronization
695 ## -
-- Syntactics
695 ## -
-- Time factors
695 ## -
-- Timing
695 ## -
-- Transistors

No items available.