Full-Chip Nanometer Routing Techniques
By: Ho, Tsung-YI | Chang, Yao-Wen | Chen, Sao-Jie.
Material type:
BookPublisher: Netherlands Springer 2007Description: xi+102p,.23x16Cms.ISBN: 9781402061943.DDC classification: 621.395 H679
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
Books
|
CENTRAL LIBRARY | 621.395 H679 (Browse shelf) | Available | 082235 |
Browsing CENTRAL LIBRARY Shelves Close shelf browser
|
|
|
|
|
No cover image available |
|
||
| 621.395 C559 FPGA Prototyping by VHDL Examples | 621.395 D446 Synthesis of Arithmetic Circuits | 621.395 D852 Digital Design with CPLD Applications and VHDL | 621.395 H679 Full-Chip Nanometer Routing Techniques | 621.395 J52 Designing with FPGAs and CPLDs | 621.395 K12A Advances in Communication, Signal Processing,VLSI, and Embedded Systems Select Proceedings of VSPICE 2019 | 621.395 K18 Fault-Tolerance Techniques for SRAM-Based FPGAs |
There are no comments for this item.