Digital Design
By: Mano, M. Morris | Ciletti, Michael. D.
Material type: BookPublisher: New Delhi Pearson 2008Edition: 4.Description: p.622.ISBN: 9788131714508.Subject(s): Asynchronous Sequential Logic | Gate Level Minimization | Registers and CountersDDC classification: 621.381958 M280Item type | Current location | Call number | Status | Date due | Barcode |
---|---|---|---|---|---|
Donated Books | CENTRAL LIBRARY | 621.381958 M280 (Browse shelf) | Checked out | 11/12/2024 | G02892 |
There are no comments for this item.