High Performance Embedded Architectures and Compilers  Third International Conference, HiPEAC 2008, Göteborg, Sweden, January 27-29, 2008, Proceedings /  [electronic resource] : 
edited by Per Stenström, Michel Dubois, Manolis Katevenis, Rajiv Gupta, Theo Ungerer. 
 - 1st ed. 2008. 
 - XIII, 400 p.  online resource. 
 - Theoretical Computer Science and General Issues,  4917  2512-2029 ; .
 - Theoretical Computer Science and General Issues,  4917 .
<br/><br/>Invited Program -- Supercomputing for the Future, Supercomputing from the Past (Keynote) -- I Multithreaded and Multicore Processors -- MIPS MT: A Multithreaded RISC Architecture for Embedded Real-Time Processing -- rMPI: Message Passing on Multicore Processors with On-Chip Interconnect -- Modeling Multigrain Parallelism on Heterogeneous Multi-core Processors: A Case Study of the Cell BE -- IIa Reconfigurable - ASIP -- BRAM-LUT Tradeoff on a Polymorphic DES Design -- Architecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array -- Implementation of an UWB Impulse-Radio Acquisition and Despreading Algorithm on a Low Power ASIP -- IIb Compiler Optimizations -- Fast Bounds Checking Using Debug Register -- Studying Compiler Optimizations on Superscalar Processors Through Interval Analysis -- An Experimental Environment Validating the Suitability of CLI as an Effective Deployment Format for Embedded Systems -- III Industrial Processors and Application Parallelization -- Compilation Strategies for Reducing Code Size on a VLIW Processor with Variable Length Instructions -- Experiences with Parallelizing a Bio-informatics Program on the Cell BE -- Drug Design Issues on the Cell BE -- IV Power-Aware Techniques -- Coffee: COmpiler Framework for Energy-Aware Exploration -- Integrated CPU Cache Power Management in Multiple Clock Domain Processors -- Variation-Aware Software Techniques for Cache Leakage Reduction Using Value-Dependence of SRAM Leakage Due to Within-Die Process Variation -- V High-Performance Processors -- The Significance of Affectors and Affectees Correlations for Branch Prediction -- Turbo-ROB: A Low Cost Checkpoint/Restore Accelerator -- LPA: A First Approach to the Loop Processor Architecture -- VI Profiles: Collection and Analysis -- Complementing Missing and Inaccurate Profiling Using a Minimum Cost Circulation Algorithm -- Using Dynamic Binary Instrumentation to Generate Multi-platform SimPoints: Methodology and Accuracy -- Phase Complexity Surfaces: Characterizing Time-Varying Program Behavior -- VII Optimizing Memory Performance -- MLP-Aware Dynamic Cache Partitioning -- Compiler Techniques for Reducing Data Cache Miss Rate on a Multithreaded Architecture -- Code Arrangement of Embedded Java Virtual Machine for NAND Flash Memory -- Aggressive Function Inlining: Preventing Loop Blockings in the Instruction Cache. 
<br/><br/><label>ISBN: </label>9783540775607 
<br/><br/><label>Standard No.: </label>10.1007/978-3-540-77560-7  doi 
<br/><br/><label>Subjects--Topical Terms: </label><br/>Computer arithmetic and logic units.<br/>Compilers (Computer programs).<br/>Computer systems.<br/>Microprocessors.<br/>Computer architecture.<br/>Computer input-output equipment.<br/>Logic design.<br/>Arithmetic and Logic Structures.<br/>Compilers and Interpreters.<br/>Computer System Implementation.<br/>Processor Architectures.<br/>Input/Output and Data Communications.<br/>Logic Design.
<br/><br/><label>LC Class. No.: </label>QA76.9.C62 
<br/><br/><label>Dewey Class. No.: </label>004.01513