Central Library

Normal view MARC view ISBD view

Logic Synthesis and SOC Prototyping [electronic resource] : RTL Design using VHDL / by Vaibbhav Taraate.

By: Taraate, Vaibbhav [author.].
Contributor(s): SpringerLink (Online service).
Material type: materialTypeLabelBookPublisher: Singapore : Springer Nature Singapore : Imprint: Springer, 2020Edition: 1st ed. 2020.Description: XIX, 251 p. online resource.Content type: text Media type: computer Carrier type: online resourceISBN: 9789811513145.Subject(s): Electronic circuits | Microprogramming  | Logic design | Electronic Circuits and Systems | Control Structures and Microprogramming | Logic DesignAdditional physical formats: Printed edition:: No title; Printed edition:: No title; Printed edition:: No titleDDC classification: 621.3815 Online resources: Click here to access online
Contents:
Introduction -- ASIC Design and SOC prototype -- Design using VHDL & Guidelines -- Design using VHDL & Guidelines -- Design and Verification Strategies -- VHDL Design and RTL Tweaks -- ASIC Synthesis and Design Constraints -- Design optimization -- Design optimization -- FPGA for SOC Prototype -- Prototype using Single and Multiple FPGA. .
In: Springer Nature eBookSummary: This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book gives practical information on the issues in SOC and ASIC prototyping using modern high-density FPGAs. The book covers SOC performance improvement techniques, testing, and system-level verification. The book also describes the modern Xilinx FPGA architecture and their use in SOC prototyping. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design. The contents of this book will be of use to students, professionals, and hobbyists alike.
    average rating: 0.0 (0 votes)
No physical items for this record

Introduction -- ASIC Design and SOC prototype -- Design using VHDL & Guidelines -- Design using VHDL & Guidelines -- Design and Verification Strategies -- VHDL Design and RTL Tweaks -- ASIC Synthesis and Design Constraints -- Design optimization -- Design optimization -- FPGA for SOC Prototype -- Prototype using Single and Multiple FPGA. .

This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book gives practical information on the issues in SOC and ASIC prototyping using modern high-density FPGAs. The book covers SOC performance improvement techniques, testing, and system-level verification. The book also describes the modern Xilinx FPGA architecture and their use in SOC prototyping. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design. The contents of this book will be of use to students, professionals, and hobbyists alike.

There are no comments for this item.

Log in to your account to post a comment.